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Numerical simulation of electromechanical switching for bistable bridges in non-volatile nanoelectromechanical (NEM) memory devices suggests
that performance of memory characteristics enhanced by decreasing suspended floating gate length. By conducting a two-dimensional finite
element electromechanical simulation combined with a drift-diffusion analysis, we analyze the electromechanical switching operation of
miniaturized structures. By shrinking the NEM floating gate length from 1000 to 100nm, the switching (set/reset) voltage reduces from 7.2 to
2.8V, switching time from 63 to 4.6ns, power consumption from 16.9 to 0.13fJ. This indicates the advantage of fast and low-power memory
characteristics. # 2010 The Japan Society of Applied Physics
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1. Introduction
Over the past few decades, silicon nanofabrication tech-
niques for very large scale integrated circuit (VLSI) have
been developed, and the performance of a complementary
metal–oxide–semiconductor (CMOS) circuit has drastically
been improved. The development of microfabrication
technologies have also enabled the fabrication of micro-
electro-mechanical systems (MEMSs) such as cantilever
beams and membranes, and their applications to sensors,
resonators, and so on.1,2) In addition, MEMSs have recently
been miniaturized to sub-micron/nanoscale, which are
called nanoelectromechanical systems (NEMS), whose
mechanical and electrical properties have extensively been
investigated.3–6) For example, an oscillation frequency of
over 1GHz has already been reported for a 1.1-mm-long
SiC-based beam.6) Since the operation speed of NEMS
increases square inversely proportional to their characteristic
lengths, extremely fast NEMS with a switching time close to
that of electronic devices may be realized by reducing their
dimensions into the 100-nm regime. It may therefore be
worthwhile to consider integrating NEMS components into
conventional Si devices in order to add new functionality.7,8)
We have proposed a novel nonvolatile memory device9)
based on the bistable operation10,11) of a sub-mm-long NEMS
structure, combined with nanocrystalline (nc-) Si quantum
dots.12) A basic concept of nonvolatile memory based on the
mechanical bistability of a micromachined bridge has been
reported.13) Our NEMS memory features a suspended
SiO2 beam formed in the cavity as a ﬂoating gate, which
incorporates nc-Si dots for charge storage (Fig. 1). Once an
electron is stored in such a small Si nanodot, another electron
transfer probability into the dot is strongly reduced owing to
the Coulomb blockade eﬀect even at room temperature.14)
The amount of charge in the beam can therefore be
determined by the number of nc-Si dots. We use a very high
frequency digital plasma process for nc-Si deposition that
facilitates the deposition of nc-Si dots of 8   1nm in
diameter.15,16) The density of the 8nm nc-Si dots is typically
about 1011–1012 cm 2 in a monolayer. We can control the
amount of the nc-Si dots precisely by adjusting the deposition
condition. In order to inject electrons into the nc-Si dots, we
apply a high voltage to the gate electrode for initialization.
Then, the electrons are injected into the nc-Si dots through
the sidewalls, or the gate electrode contacts the ﬂoating gate
and the electrons are injected through the SiO2 of the ﬂoating
gate. The beam is buckled either upward or downward, and
its both ends are clamped at the cavity sidewalls. When the
gate voltage is applied, the charged beam moves in the cavity
via electrostatic interactions between electric ﬁeld in the
cavity and the charge stored in the beam. Write/Erase
addressing scheme is realized by combination of gate voltage
and substrate voltage (Fig. 2). In write/erase operation gate
voltage is positive and negative, respectively. Substrate
voltage is negative because of n type transistor. So, in write
operation, the memory cell applied both gate and substrate
voltage switches the state. In erase operation, the memory
cell applied only gate voltage switches the state. A positional
displacement of the beam changes the surface potential
of the metal–oxide–semiconductor ﬁeld-eﬀect transistor
(MOSFET) placed underneath and is therefore sensed as a
shift of its threshold voltage. Readout addressing scheme is
realized by combination of gate voltage and drain voltage
(Fig. 2). The FET is normally oﬀ since the stored charge is
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Fig. 1. (Color online) (a) Schematic illustration of a NEMS memory
device featuring a buckled floating gate suspended in the cavity above the
sense MOSFET. (b) Geometrical parameters of the floating gate.
 E-mail address: nagami@neo.pe.titech.ac.jp
Japanese Journal of Applied Physics 49 (2010) 044304 REGULAR PAPER
044304-1 # 2010 The Japan Society of Applied Physicsnegative. So, the readout current mainly ﬂows through the
memory cell applied both gate and drain voltage. We can
obtain the memory state from drain current value. Write and
erase operations of the NEMS memory are not associated
with charge tunneling via the gate oxide and therefore do not
cause any gate oxide deterioration, which limits the endur-
ance cycles of a conventional ﬂash memory. On the other
hand we obviously need to quantify the impact of mechanical
fatigue of the beam on the endurance cycle for our NEMS
memory. However, amorphous SiO2 that we use to fabricate
the beam is supposed to be mechanically robust as demon-
strated by a recent experimental study of high-frequency
mechanical vibration characteristics of a SiO2 wire.17)
In a past experiment18) we fabricated a 3-mm-long free-
standing SiO2 single beam using a Si undercut etching
technique. The mechanical bistability of the beam was
successfully demonstrated using the nanoindentor loading
system.19) We also performed a three-dimensional ﬁnite
element method (FEM) simulation and obtained the switch-
ing and readout operations for NEMS memory.20,21) How-
ever, the length of the ﬂoating gate used in ref. 21 was 1mm.
Miniaturization is important for NEMS memory perform-
ance and integration. In this study, therefore, we conduct
two-dimensional ﬁnite element steady-state analysis and
transient analysis for miniaturized structures by combining
electromechanical simulation and drift-diﬀusion analysis.
We investigate the variations of the switching voltage, on/
oﬀ current ratio, switching time, and power consumption.
2. Switching Voltage and On/Off Current Ratio
First, we analyzed the electrical readout characteristics for
miniaturized structures from theoretical equations before
performing a numerical simulation. In past analysis,21) we
obtained the electric property of the NEMS memory as
shown ‘‘Original’’ in Fig. 3(a). We calculated variations of
threshold voltage Vt, threshold voltage shift  Vt, and
switching voltage VS by using equations below,20,22) and
predicted the change of the electric characteristic.
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where L is the ﬂoating gate length, T the thickness, Z0 the
zero-bias displacement, which is the vertical shift of the
beam center relative to its ﬂat position at zero gate bias, and
 fg the stored charge density of the ﬂoating gate,  B the
Fermi potential (with respect to the intrinsic Fermi poten-
tial), NA the substrate impurity concentration, Cg{sub the
capacitance between the gate and the substrate, Cg{fg the
capacitance between the gate and the ﬂoating gate, and dgap
the gap between the gate and the substrate. Shrinking the
size by the factor n means the length, the width and the
thickness of the ﬂoating gate become 1=n, the doping
concentration of the substrate becomes n. From eqs. (1)–(3),
if the stored charge density is constant, Vt,  Vt, and VS
decrease with miniaturization as shown ‘‘Miniaturized’’ in
Fig. 3(a). The reduction of  Vt and hence the on/oﬀ current
ratio by scaling is problematic. In order to recover  Vt,  fg
should be increased, which, however, results in the reduction
of VS [Fig. 3(b)]. Then, we adjust dgap and Z0 so that we
obtain suﬃcient  Vt and high on/oﬀ current ratio
[Fig. 3(c)]. In this way, we varied the ﬂoating gate length
L between 50 (n ¼ 20) and 1500nm (n ¼ 0:67).
In order to analyze NEMS memory characteristics, we
should consider the deformation of structures, the electro-
static potential distribution and the carrier transport. So, we
solved the Navier’s equation, the Poisson’s equation and the
carrier continuity equation simultaneously. We used the
ﬁnite element method simulator COMSOL Multiphysics23)
to solve these equations. Figure 4 shows a schematic model
of 1mm length of the ﬂoating gate used for the present
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Fig. 3. (Color online) LogId vs Vg characteristics for various parame-
ters of floating gate. Dotted line and solid line show off state and on state
respectively.
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Fig. 2. (Color online) Cell array of the NEMS memory. WL (gate) and
RBL (drain) are used for readout selection. WL (gate) and WBL
(substrate) are used for write/erase selection.
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direction of the channel width. The ﬂoating gate consists of
three layers, thermally-oxidized SiO2, Si, and SiO2. For
simplicity, we used a Si layer instead of the nc-Si dot array
layer. The Si layer is harder than the nc-Si dot array layer, so
the switching voltage should be observed a bit higher value.
Sidewalls and surrounding structure are formed using SiO2.
The electrode was assumed to be chromium. Young’s
modulus values and Poisson’s ratios are 70GPa and 0.17 for
SiO2, 160GPa and 0.22 for Si, and 140GPa and 0.21 for Cr,
respectively. The dielectric constants are 4.2 and 11.7 for
SiO2 and Si, respectively. The length and thickness of the
ﬂoating gate are 1mm and 33.3nm, and become 1=n with
shrinking the size by the factor n. In mechanical simulation,
the surrounding area of the structure was assumed to be
physically ﬁxed. The internal compressive stress was
introduced into the ﬂoating gate to take account of the
residual stress caused during the thermal oxidization
process. In the electrical simulation, the source, drain, and
substrate voltage were kept constant to be 1, 0, and 0V,
respectively. The gate voltage was swept. The charge
density of the ﬂoating gate assumed to be  0:096C/cm3
for 1mm. The substrate region is p-type silicon with the
impurity concentration of 5   1015 cm 3, and the source
and the drain region are n-type silicon with the impurity
concentration of 5   1017 cm 3. Impurity concentration
becomes n with shrinking the size by the factor n. The
dependency of electron and hole mobilities on impurity
concentration and electric ﬁeld was taken into account using
the Yamaguchi model.24) The air gap, zero-bias displace-
ment, internal stress value and stored charge density for each
miniaturized structure are summarized in Table I. The
air gap and zero bias displacement become several nano-
meters for L<250nm. These parameters will be diﬃcult to
control ﬁnely. We should estimate the variability of these
parameters and characteristics in future. In this analysis, we
investigated the inﬂuence of miniaturization for memory
characteristics. Under these conditions, we conducted a
steady-state analysis and monitored the beam displacement
Z and drain current Id with gate voltage Vg sweeping.
As shown in Fig. 5(a), the beam displacement–gate voltage
characteristics became smaller hysteresis loops with reduc-
ing size. Figure 5(b) shows the drain current–gate voltage
1 μm
1.2 μm
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Substrate 0V
p-Si 5x1015cm-3
5x1017 cm-3
n-Si
5x1017 cm-3
n-Si
SiO2(70 GPa)
Metal (140 GPa)
Stored charge density
-0.096 [C/cm3]
Si (160 GPa)
Fig. 4. (Color online) A schematic of model which has 1mm length of
the floating gate.
Table I. Scaling factor and structural parameters used for simulation.
Scaling factor n
Floating gate length L
(nm)
Air gap dair
(nm)
Zero-bias displacement Z0
(nm)
Internal stress  ox
(MPa)
Stored charge  fg
(C/cm2)
0.67 1500 35 16.6 350  4:86   10 8
1 1000 23 13.0 361  6:40   10 8
2 500 12.5 8.1 382  1:02   10 7
4 250 7 5.0 411  1:64   10 7
10 100 4 3.0 512  3:38   10 7
20 50 3 1.9 557  4:25   10 7
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Fig. 5. (Color online) (a) Beam displacement–Vg characteristics and
(b) Id–Vg characteristics for various L between 50–1500nm. Inset shows
Id–Vg characteristics shifted to negative bias direction. Shift amount
increases 1V per each curve.
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shifted to the left side of the gate voltage axis and changed
the shape by shrinking structure. From these results, we
summarized the switching voltages and the on/oﬀ current
ratios in Fig. 6. The switching voltage scales with
the ﬂoating gate length L from 6.7V at L ¼ 1mm to 2.7V
at L ¼ 100nm. On the other hand, the on/oﬀ current ratio
is maintained about 105–106 until L ¼ 100nm. However,
the on/oﬀ current ratio reduced to 103 for L ¼ 50nm,
which suggests the scaling limit in the present device
structure.
3. Switching Time and Power Consumption
Next we investigated the transient characteristics of the
switching operation. For evaluating the switching speed
of our NEMS memory, we need two/three-dimensional
(2D/3D) transient analysis which takes account of
damping phenomena after the bridge switched to its
ON/OFF states.25) We performed transient analysis by
solving the equation of motion including the damping
parameter in the context of 2D FEM calculation. Then, time
evolution of the beam displacement after stepwise loading
pulsed voltage on the beam was calculated. Mechanical
damping factor is essential parameter for transient response
analysis. However, we did not have information about the
damping parameter for NEMS memory. So, we calculated
the transient responses with applying step voltage by varying
the damping parameter to ﬁnd the critical damping. In this
way, we obtained the switching time in ideal damping
condition. Figure 7 shows time evolution of the beam
displacement for each structure. Here, we deﬁned the
switching time as the transient response time for beam
displacement to reach steady state value. We summarized
the switching times and applied voltages in Fig. 8. The
variation of the switching voltage is the same trend but a bit
higher than that of Fig. 6, because we used a bit higher
voltage pulse to optimize the transient characteristics. The
switching time scales with the length and became about
4.6ns at L ¼ 100nm with the switching voltage of 2.8V.
In order to estimate the power consumption of the NEMS
memory switching, we also calculated energy required for
the switching by summing elastic energy Em, kinetic energy
Ek, damping loss Ed, electrostatic energy Ee, and charging
loss ER. Each energy value is calculated by
Em ¼
Z
V
1
2
"     dV;
Ek ¼
Z
V
1
2
 v2 dV;
Ee ¼
Z
V
1
2
E   DdV;
Ed ¼
Z
V
Z t
0
Fd   vdt0 dV;
ER ¼
Z t
0
jdEeðt0Þjdt0;
ð4Þ
where " is the strain,   the stress,   the mass density, v the
velocity, E the electric ﬁeld, D the electric displacement, and
Fd the mechanical damping force. Figure 9 shows transient
response of energy variation as each energy is zero at t ¼ 0.
Variations of Ee and ER were dominant in total energy
variation. Here, we deﬁned the switching energy as diﬀer-
ence of energy between before and after switching. The
switching energy is 16.9fJ for L ¼ 1mm. We also calculated
the switching energy for other miniaturized structures
(Fig. 10). The switching energy scales as the square of the
scaling factor, and is 0.13fJ for L ¼ 100nm.
4. Conclusions
The switching voltage, on/oﬀ current ratio, switching time,
and power consumption for miniaturized NEMS memory
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lated with various floating gate length L between 50–1500nm.
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in which structural analysis, electrostatic analysis, and
carrier transport analysis were performed simultaneously.
Memory performances enhance with decreasing suspended
ﬂoating gate length L from 1mm to 100nm, where switching
voltage of 2.8V, switching speed of 4.6ns, and switching
energy of 0.13fJ are projected. However, at 50nm, memory
window collapses in this device structure. Although not
suitable for ultralarge scale integration, the fast and ultra low
power NEMS memory may ﬁnd suitable application in
mobile terminals.
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